

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
	10/026,257	12/21/2001	Robert Y. S. Huang	Huang 3-8-3-2-2-25-5/7590	7889		
	75	590 12/19/2002					
	JAMES H. BEUSSE, ESQUIRE BEUSSE BROWNLEE BOWDOIN & WOLTER, P.A. SUITE 2500 390 NORTH ORANGE AVENUE			EXAMINER			
				PERALTA, GINETTE			
	ORLANDO, FL 32801			ART UNIT	PAPER NUMBER	٦	
				2814		_	

DATE MAILED: 12/19/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

			_		$M \nearrow$					
		Applicat	tion No.	Applicant(s)						
,		10/026,2	257	HUANG ET AL.						
Offic	Action Summary	Examine	er	Art Unit						
		Ginette		2814	<u> </u>					
The MAI Period for Reply	LING DATE of this commun	ication appears on th	ne cover sheet with the c	orrespondence ad	dress					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).										
Status										
	sive to communication(s) fil									
,		2b)⊠ This action is								
	s application is in condition accordance with the practims				e ments is					
4)⊠ Claim(s)	1-22 is/are pending in the	application.								
4a) Of the	above claim(s) is/a	re withdrawn from co	onsideration.							
5) Claim(s)	is/are allowed.									
6)⊠ Claim(s) <u>í</u>	<u>1-22</u> is/are rejected.									
7) Claim(s)	is/are objected to.									
8) Claim(s)	are subject to restric	ction and/or election	requirement.							
Application Papers	;									
• -	ication is objected to by the									
10)∐ The drawir	ng(s) filed on is/are:	a)☐ accepted or b)☐	objected to by the Exar	niner.						
	may not request that any obj		·	• •						
	sed drawing correction filed			ved by the Examin	er.					
• •	ed, corrected drawings are rec	• •	Office action.							
	r declaration is objected to	by the Examiner.								
	I.S.C. §§ 119 and 120									
	dgment is made of a claim	for foreign priority u	nder 35 U.S.C. § 119(a))-(d) or (f).						
	Some * c) None of:									
	tified copies of the priority									
	tified copies of the priority		• •							
	pies of the certified copies of application from the Internation detailed Office action	ational Bureau (PCT	Rule 17.2(a)).		Stage					
14) ☐ Acknowledg	ment is made of a claim fo	or domestic priority u	inder 35 U.S.C. § 119(e) (to a provisional	application).					
	anslation of the foreign lan		•							
Attachment(s)		•	-							
	res Cited (PTO-892) rson's Patent Drawing Review (P' sure Statement(s) (PTO-1449) Pa			(PTO-413) Paper No(atent Application (PTC						

Art Unit: 2814

DETAILED ACTION

Claim Objections

1. Claim 6 is objected to because of the following informalities:

In line 11 of the claim the phrase "to the etch properties" is written twice, one instance of the phrase should be deleted.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 3. Claims 1 and 2 are rejected under 35 U.S.C. 102(e) as being anticipated by Gates et al. (US Pat. Pub. 2002/0117760 A1).

Regarding claim 1, Gates et al. discloses in figs. 2 to 7 a method of forming an interconnect structure of a semiconductor device, the interconnect structure having a dielectric material deposited over an underlying interconnect layer 50 (¶ [0038]) and having a via extending through the dielectric material for establishing a connection

Application/Control Number: 10/026,257 Page 3

Art Unit: 2814

between an underlying conductor and a trench in an upper portion of the dielectric material, that comprises the steps of forming a mask layer 60' over the dielectric material 52'; forming a via in the mask layer to a predetermined depth of the mask layer; forming a trench in the mask layer to a predetermined depth of the mask layer, which is not as deep as the predetermined depth of the via formed in the mask layer; forming a via through the dielectric material to the underlying conductor, corresponding to the dimensions of the via formed in the mask layer; and forming a trench in the dielectric material to a predetermined depth of the dielectric material corresponding to the dimensions of the trench formed in the mask layer.

Regarding claim 2, Gates et al. discloses a further step of removing a predetermined amount of the mask layer from the semiconductor device and leaving a film of the mask layer thereon over the dielectric material as shown in fig. 8.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 3, 4 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gates et al. in view of Applicant's admitted prior art (figs. 1 and 2).

Regarding claim 3, Gates et al. discloses that the dielectric material includes a via dielectric layer 54', a trench dielectric layer 58' formed over the via dielectric layer 54', and an etch stop layer 56' disposed between the trench dielectric layer and the via dielectric layer.

Gates et al. discloses the claimed invention with the exception of the feature of a barrier layer being disposed between the via dielectric layer and the interconnect layer.

Applicant's admitted prior art discloses in figs. 1 and 2, a conventional method of forming an interconnect structure of a semiconductor device, the interconnect structure having a dielectric material deposited over an underlying interconnect layer and having a via extending through the dielectric material for establishing a connection between an underlying conductor and a trench in an upper portion of the dielectric material, wherein the dielectric material includes a via dielectric layer 12 formed over the interconnect layer 11, a barrier layer 14 disposed between the via dielectric layer 12 and the interconnect layer 11, a trench dielectric layer 13 formed over the via dielectric layer 12, and an etch stop layer 15 disposed between the trench dielectric layer 13 and the via dielectric layer 12. Where the barrier layer is used for the purpose of preventing diffusion or migration of impurities (i.e. conductive layer material atoms) into the dielectric layers that could affect the resistance of the dielectric layer or short the circuit.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a barrier layer between the via dielectric layer and the interconnect layer of Gates et al. as the Applicant's admitted prior art teaches that any

one of ordinary skill in the art would use such a layer in order to prevent diffusion or migration of impurities (i.e. conductive layer material atoms) into the dielectric layers that could affect the resistance of the dielectric layer or short the circuit.

Regarding claim 4, Gates et al. discloses that etching the via through the dielectric layer and reaching the interconnect layer, and etching the trench through the trench dielectric layer. Gates et al. as modified by Applicant's admitted prior art, teaches that the etching the via would include etching through the barrier layer in order to expose the interconnect layer as Gates et al. discloses.

Regarding claim 5, Gates et al. discloses removing a predetermined amount of the mask layer from the semiconductor device and leaving a film of the mask layer thereon over the dielectric material, as seen in fig. 8.

6. Claims 6-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gates et al. in view of Gutsche (WO 01/43171 A1).

Regarding claim 6, Gates et al. discloses a method of forming an interconnect structure using a mask layer deposited over a dielectric material which has been deposited over an underlying interconnect layer 50, comprising the steps of forming a first mask film 62' over the dielectric material 52' having a known set of properties; forming a second mask film 64' over the first mask film 62' having a known set of etch properties different from the etch properties of the first mask film, and selectively etching the mask films in multiple steps to form the interconnect structure.

Art Unit: 2814

Thus, Gates et al. discloses the claimed invention with the exception of forming a third mask film over the second mask film having etch properties substantially identical to the etch properties of the first film, and forming a fourth mask film over the third mask film having etch properties substantially identical to the etch properties of the second mask film.

Gutsche discloses a method for fabricating a hard mask on a semiconductor substrate to be applied during contact hole etching or during deep trench etching (¶[0027]) that includes forming a first mask film over the substrate having a known set of etch properties; forming a second mask film over the first mask film having a known set of etch properties different from the etch properties of the first mask film (¶[0022]); forming a third mask film over the second mask film having etch properties substantially identical to the etch properties of the first film(¶[0022], [0024]), and forming n mask films over the third mask film having etch properties alternating according to the first and second mask films, for the disclosed intended purpose of providing a hard mask for etching of semiconductor substrates with a high aspect ratio like vias, the patterning of materials that are difficult to etch or during contact hole etching or trench etching.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a n-layered mask film in the invention of Gates et al. in order to improving the etching characteristics of vias and trenches as Gutsche discloses that a multilayered mask film would provide a hard mask suitable for etching of

Art Unit: 2814

semiconductor substrates with a high aspect ratio like vias, the patterning of materials that are difficult to etch or during contact hole etching or trench etching.

Regarding claim 7, Gates et al. discloses forming a via through the dielectric material to the underlying interconnect layer and forming a trench within the dielectric material, to a predetermined depth of the dielectric material.

Regarding claim 8, Gates et al. discloses forming the via in the mask layer down to the first mask film 62′ and forming the trench in the mask layer down to the second mask film 64′.

Gutsche discloses that the mask films are patterned successively and that several patterns could be used in the layers as the layers are selectively etched with respect to the underlying layer.

Thus, it would have been within the scope of one of ordinary skill in the art at the time the invention was made to etch the trench down to the third mask film in the invention of Gates et al. as modified by Gutsche as this would not yield any unexpected results, and as the mask layers are selectively etched it would have been within the scope of one of ordinary skill in the art at the time the invention was made to etch the trench down to either of the fourth, third or second mask layers and still etch the trench through the dielectric layer down to a predetermined depth.

Regarding claim 9, Gates et al. discloses forming the via through the dielectric material and forming the trench to a predetermined depth of the dielectric material.

Art Unit: 2814

Regarding claim 10, Gates et al. discloses forming a via through the dielectric material, forming a trench in the mask layer down to the first mask layer and forming a trench in the dielectric material to a predetermined depth of the dielectric material.

Regarding claims 11, and 12, both Gates et al. and Gutsche disclose that all the mask films excepting the first mask film are removed from the semiconductor device.

Regarding claim 13, Gates et al. discloses forming a via dielectric layer 54', forming a trench dielectric layer 58' over the via dielectric layer 54', forming an etch stop layer 56' between the via dielectric layer 54' and the trench dielectric layer 58'.

Regarding claim 14, Gates et al. discloses that the etch stop layer may be formed of material including TEOS, among others, while Gutsche discloses that among the materials that can be used for the alternating mask films, oxides of silicon are included, Gates et al. as modified by Gutsche discloses that as an underlying layer is patterned the uppermost mask film is removed, thus when etching through the etch stop layer, the exposed fourth mask layer could be made of the same material as the etch stop layer and removed by the same etchant as the etch stop layer, thus simultaneously forming the via through the etch stop layer and etching the fourth mask film from the semiconductor device would be accomplished, and this would have been within the scope of one of ordinary skill in the art at the time the invention was made.

7. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gates et al. in view of Gutsche as applied to claims 6-14 above, and further in view of Applicant's admitted prior art.

Art Unit: 2814

Regarding claim 15, Gates et al. discloses that the dielectric material includes a via dielectric layer 54', a trench dielectric layer 58' formed over the via dielectric layer 54', and an etch stop layer 56' disposed between the trench dielectric layer and the via dielectric layer.

Gates et al. discloses the claimed invention with the exception of the feature of a barrier layer being disposed between the via dielectric layer and the interconnect layer.

Applicant's admitted prior art discloses in figs. 1 and 2, a conventional method of forming an interconnect structure of a semiconductor device, the interconnect structure having a dielectric material deposited over an underlying interconnect layer and having a via extending through the dielectric material for establishing a connection between an underlying conductor and a trench in an upper portion of the dielectric material, wherein the dielectric material includes a via dielectric layer 12 formed over the interconnect layer 11, a barrier layer 14 disposed between the via dielectric layer 12 and the interconnect layer 11, a trench dielectric layer 13 formed over the via dielectric layer 12, and an etch stop layer 15 disposed between the trench dielectric layer 13 and the via dielectric layer 12. Where the barrier layer is used for the purpose of preventing diffusion or migration of impurities (i.e. conductive layer material atoms) into the dielectric layers that could affect the resistance of the dielectric layer or short the circuit.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a barrier layer between the via dielectric layer and the interconnect layer of Gates et al. as the Applicant's admitted prior art teaches that any

Art Unit: 2814

one of ordinary skill in the art would use such a layer in order to prevent diffusion or migration of impurities (i.e. conductive layer material atoms) into the dielectric layers that could affect the resistance of the dielectric layer or short the circuit.

Regarding claims 16 and 17, Gates et al. discloses that the second mask film is removed as the via is formed through the barrier layer, thus it would have been within the scope of one of ordinary skill in the art at the time the invention was made that the uppermost layer would be removed when etching through the barrier layer or the etch stop layer as Gates et al. discloses the removal of the topmost mask layer simultaneously with the removal of the barrier layer.

8. Claims 18 to 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gates et al. in view of Gutsche et al. and Applicant's admitted prior art.

Regarding claim 18, Gates et al. discloses a method of forming an interconnect structure using a mask layer deposited over a dielectric material which has been deposited over an underlying interconnect layer 50, comprising the steps of forming a via dielectric layer 54; over the underlying interconnect layer 50; forming a trench dielectric layer 58' over the via dielectric layer 54'; forming an etch stop layer 56' between the via dielectric layer 54' and the trench dielectric layer 58'; forming a first mask film 62' over the dielectric material 52' having a known set of properties; forming a second mask film 64' over the first mask film 62' having a known set of etch properties different from the etch properties of the first mask film, and selectively etching the mask films in multiple steps to form the interconnect structure.

Art Unit: 2814

Thus, Gates et al. discloses the claimed invention with the exception of forming a third mask film over the second mask film having etch properties substantially identical to the etch properties of the first film, and forming a fourth mask film over the third mask film having etch properties substantially identical to the etch properties of the second mask film.

Gutsche discloses a method for fabricating a hard mask on a semiconductor substrate to be applied during contact hole etching or during deep trench etching (¶[0027]) that includes forming a first mask film over the substrate having a known set of etch properties; forming a second mask film over the first mask film having a known set of etch properties different from the etch properties of the first mask film (¶[0022]); forming a third mask film over the second mask film having etch properties substantially identical to the etch properties of the first film(¶[0022], [0024]), and forming n mask films over the third mask film having etch properties alternating according to the first and second mask films, for the disclosed intended purpose of providing a hard mask for etching of semiconductor substrates with a high aspect ratio like vias, the patterning of materials that are difficult to etch or during contact hole etching or trench etching.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a n-layered mask film in the invention of Gates et al. in order to improving the etching characteristics of vias and trenches as Gutsche discloses that a multilayered mask film would provide a hard mask suitable for etching of

Art Unit: 2814

semiconductor substrates with a high aspect ratio like vias, the patterning of materials that are difficult to etch or during contact hole etching or trench etching.

Regarding the feature of forming a barrier layer, Gates et al. discloses that the dielectric material includes a via dielectric layer 54′, a trench dielectric layer 58′ formed over the via dielectric layer 54′, and an etch stop layer 56′ disposed between the trench dielectric layer and the via dielectric layer.

Gates et al. discloses the claimed invention with the exception of the feature of a barrier layer being disposed between the via dielectric layer and the interconnect layer.

Applicant's admitted prior art discloses in figs. 1 and 2, a conventional method of forming an interconnect structure of a semiconductor device, the interconnect structure having a dielectric material deposited over an underlying interconnect layer and having a via extending through the dielectric material for establishing a connection between an underlying conductor and a trench in an upper portion of the dielectric material, wherein the dielectric material includes a via dielectric layer 12 formed over the interconnect layer 11, a barrier layer 14 disposed between the via dielectric layer 12 and the interconnect layer 11, a trench dielectric layer 13 formed over the via dielectric layer 12, and an etch stop layer 15 disposed between the trench dielectric layer 13 and the via dielectric layer 12. Where the barrier layer is used for the purpose of preventing diffusion or migration of impurities (i.e. conductive layer material atoms) into the dielectric layers that could affect the resistance of the dielectric layer or short the circuit.

Art Unit: 2814

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a barrier layer between the via dielectric layer and the interconnect layer of Gates et al. as the Applicant's admitted prior art teaches that any one of ordinary skill in the art would use such a layer in order to prevent diffusion or migration of impurities (i.e. conductive layer material atoms) into the dielectric layers that could affect the resistance of the dielectric layer or short the circuit.

Regarding claim 19, Gates et al. discloses forming a via in the mask layer down to the first mask film and forming a trench in the mask layer down to the second mask film, and the trench overlapping the via.

Gates et al. as modified by Gutsche, would have a n-layered mask having n-mask films, and forming the via and the trench down to a n-mask film or n-1 mask film would have been obvious to one of ordinary skill in the art and would not provide any unexpected results.

Regarding claim 20, Gates et al. as modified by Applicant's admitted prior art discloses forming a via through the dielectric layer and the barrier layer corresponding to the dimensions of the via formed in the mask layer, forming a trench through the trench dielectric layer corresponding to the dimensions of the trench formed in the mask layer, and the trench in the trench dielectric overlapping the via in the via dielectric layer.

Regarding claims 21 and 22, Gates et al. teaches the removal of the mask films with the exception of the first mask film, thus it would have been obvious to one of

Art Unit: 2814

ordinary skill in the art at the time the invention was made that the second, third and fourth mask films are removed in the process.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ginette Peralta whose telephone number is (703) 305-7722. The examiner can normally be reached on Monday to Friday 8:00 AM- 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

GP

December 15, 2002

TECHNOLOGY CENTER 2500